Abstract-This paper demonstrates a 2-phase 11/1 switched-capacitor (SC) DC-DC converter that provides an output voltage of 3.3 V from an input voltage in the range of 37.4 V-39 V. SC converters, unlike their inductive buck counterparts, do not rely on the pulse-width modulation (PWM) duty cycle to set the voltage conversion ratio (VCR) as this is determined by the SC converter topology. Consequently, SC DC-DC converters do not require a very low duty cycle, resulting in a short for the full-input-voltage-rated high-side switch and significant driver power consumption. Instead, a two-phase SC converter is found to be an excellent candidate for high-ratio voltage conversion as it maintains a 50% duty cycle and exchanges few components of high voltage rating with more that are rated for lower voltage.
ages of about 12 V. This bus voltage can supply a load system or be additionally down-converted, if necessary. The higher the bus voltage, the higher the efficiency of the primary converter can be and the lower the bus losses will be. This motivates the investigation of highly efficient DC-DC converters with a high voltage conversion ratio to use as secondary converters in mains AC-DC applications. Fig. 1 shows a two-stage mains AC-DC system, of which the secondary DC-DC step-down conversion is the focus of this work. Intermediate bus voltage is set to nearly 40 V in a trade-off between on the one hand the increased performance of the first stage, reduced losses at the bus and a relaxed buffer capacitance specification, and on the other hand a reduced buffer capacitor voltage rating and complexity of the secondary stage. Spreading the mains AC-DC conversion over two cascaded stages allows increased design flexibility in each stage and enables each stage to focus more efficiently on a subset of the system challenges. Consequently, a two-stage approach is better suited to achieve the target specifications of this work, compared to a single-stage approach [1] in which the high voltage contraints result in a power density limitation. This paper is structured as follows. Section II continues this introduction with a detailed discussion of the secondary stage. The options for achieving high-ratio voltage conversion and the strengths and weaknesses of the approaches are discussed. In the context of the selected switched-capacitor approach, Section III investigates which SC topology is best suited for monolithic integration. A detailed overview of the proposed architecture, its operation and implementation is given in Section IV, with measurements and performance validation following in Section V. Finally, key concepts and conclusions are summarized in Section VI. this direction [2] - [4] . Despite the widespread use of inductive converters for this application, the fundamentally different operation of SC converters shows promise to outperform inductive converters at a high voltage conversion ratios. Inductive converters store energy in the magnetic field by means of the current through their inductor. The input and output voltage are linked with a current-source relation, which enables voltage conversion with a continuous voltage conversion ratio by controlling the inductor current with PWM. On top of this elegant operation priciple, they feature a low component-count requirement and are very robust, making them popular for DC-DC conversion. An inductive buck converter is shown in Fig. 2 (a) and uses only two switches and one inductor, but these need to be rated for the full input voltage and current. It depends on the duty cycle of its pulse-width modulation to set the VCR, offering the advantage to flexibly alter the VCR in a continuous way. Consequently, the inductive buck converter also depends on very low duty cycles for high step-down ratios. This becomes an issue as higher switching frequencies are desirable to get a smaller inductor. A low duty cycle in combination with a high switching frequency leads to a very short on-time of the high-side power switch. Since this device handles the full input voltage and current, a significant amount of power is consumed in its high-speed (de)activation. In contrast, switched-capacitor converters store energy in the electric field of their capacitors, which act as voltage sources. Linking input and output voltage terminals with a voltage-source medium does not allow for a continuous voltage conversion ratio, because efficient voltage conversion requires the input, the output and the voltage values of the voltage-source capacitors to fit a certain topology-fixed ratio. Consequently, the VCR of a SC DC-DC converter is mainly set by consecutive capacitor configuration transitions that make up the switched-capacitor topology. The maximum achievable VCR, given in Table I , depends on the number of charge-transfer phases within an operation cycle and on the number of flying capacitors in the topology. This enables the key advantage of fixed duty cycle operation, regardless of the VCR. Fig. 2(b) and (c) shows how the highest VCR can be reached by a 2-phase and a 3-phase SC topology, using two flying capacitors. The voltage conversion ratio is 3 and 4, respectively. Although SC DC-DC topologies generally require a larger number of components than inductive converters, as demonstrated by the number of flying capacitors and switches in Table I , they still compare favorably in terms of volume due to efficient component utilization [2] , [5] .
This work selects the switched-capacitor approach to perform high-ratio voltage conversion and investigates the performance limit of these converters at a high VCR value.
III. HIGH VCR SWITCHED-CAPACITOR TOPOLGY SELECTION
Even when only the minimum number of flying capacitors, as given in Table I , is used in a N-phase SC topology, already multiple topology options are possible to achieve a certain VCR. Exceptionally, when the number of used capacitors equals 1, there is only one possible topology that achieves the maximum ratio condition of 2. Besides using the minimum number of flying capacitors necessary to obtain a VCR, it is also possible to use a topology that requires many more. Consequently, the number of SC topologies that leads to a certain VCR is very large and this clearly makes the selection of an ideal topology candidate a non-trivial issue.
Having more capacitors than necessary allows the flying capacitor bias voltages, and consequently the voltage ratings, to be reduced. This leads to switched-capacitor DC-DC topologies with high regularity where not only the capacitor voltage ratings are low, but those of the switches as well. This is demonstrated by the ladder converter of Fig. 6 , where all flying capacitors and all switches have a voltage rating requirement of one unit value, . corresponds to or , whichever is the lowest, the former in case of step-up conversion and the latter in case of a step-down conversion. Highly regular SC topologies with low switch and capacitor voltage ratings are ideal from a CMOS integration point of view as the use of many devices to reduce individual component ratings is not penalized due to monolithic integration. At the same time, the reduced component ratings are a necessary condition if the low-voltage devices of CMOS are to be used. Unfortunately, regular topologies with only low-voltage components are not among the most efficient in capacitor utilization [6] , increasing the capacitance requirement to obtain a specific output impedance . On top of that, CMOS integration has limitations. The relatively low capacitance densities of integrated capacitors results in a substantial die area consumption. Moreover, non-negligible parasitic capacitive coupling to the substrate, makes up for an important loss contribution [7] . Therefore, a monolithic SC DC-DC converter combining high efficiency, high power density and high VCR is currently out of reach of standard available CMOS technologies. Less common capacitor technologies, like the advanced-process deep-trench capacitors [8] and the advanced-material-property ferroelectric capacitors [9] , offer increased performance at increased production cost.
The targeted combination of high efficiency, high VCR, and high input voltage in a compact and low-cost SC converter motivates fully integrating the power switches, control logic and auxiliary circuits, while keeping the flying capacitors external. This enables larger capacitance with lower parasitics compared to integrated capacitors, but also adds 2 pads per capacitor to the pin count. Thus, when external flying capacitors are used, it is highly desirable to use SC topologies only needing the minimum number of capacitors of Table I to keep the pin count low. Topologies with a minimal capacitor count, opposite to regular SC topologies with many more capacitors, lead to highly irregular structures. Switch and capacitor voltage ratings of individual components can vary over a large range. However, voltage ratings equal or greater than the full input voltage rating, when in step-down, are uncommon to occur due to the structural stacking nature of SC topologies. Limiting the number of capacitors to the strict minimum in keeping the pin count low consequently leads to higher complexity in the power switch drivers of the selected irregular SC topology.
Among SC DC-DC converters with minimal capacitor count for a specific VCR, a 3-phase approach as demonstrated by [5] can require fewer flying capacitors to achieve a certain VCR compared to regular 2-phase SC converters [10] , as stated in Table I . But there is a penalty in efficiency due to a less optimal component utilization. As each phase only lasts 33% of the period, compared to 50% in 2-phase operation, larger switches are necessary, which leads to an increased switching loss. The goal of high-efficiency operation in this work leads to the selection of a 2-phase converter.
In search of a suitable solution, multiple SC topologies were explored and analyzed with respect to component voltage rating and output signal swing of the power switch drivers. By using external flying capacitors, capacitance availability does not pose a bottleneck and parastic capacitor coupling is negligible. Consequently, the switching loss of the power switches and their drivers should be focused on. As the required swing to properly drive a power switch becomes larger, the related power loss contribution is increased and robustness is compromised. Confirming these claims, the topologies under comparison with the lowest power switch driver swing specification yielded the best performance in simulation. The best candidate from this exploration is shown in Fig. 4 and its implementation is discussed in detail in Section IV-B.
IV. SYSTEM OVERVIEW AND OPERATION

A. Architecture
The system architecture block diagram is shown in Fig. 3 , indicating the on-chip circuits as well as the external components and reference inputs. The main 11/1 switched-capacitor power converter is located in the top-right corner and consists of 16 power switches, their drivers and 12 level shifters. It can be seen that all intermediate auxiliary DC supply voltages 0x up 11x are provided to the main converter by an auxiliary rail generator. These additional supply rails are necessary in control-signal level shifting and in the power switch drivers. Five identical external F ceramic capacitors are used to implement the flying capacitors and the input and output are also decoupled externally. The output voltage is fed back into a lower-bound hysteretic controller, which closes the feedback loop. Fig. 3 also shows a multiple-input multiple-output auxiliary (MIMO) rail generator and its control block on the left-hand side. This is an additional 11/1 fully-integrated ladder converter, consisting of 22 switches, 21 capacitors and 20 level shifters, to efficiently generate all intermediate auxiliary DC supply voltages.
Reference voltages and frequencies are externally supplied as this allows more flexibility during measurements. Also, their functionality is not part of the innovation goals this work aims to demonstrate. Consequently, power consumption related to the generation of these inputs is not included in the measured efficiencies. Since on-chip buffering of the reference inputs takes place, power consumption due to the loading of these inputs is included in the efficiency. input only during phase , which results in the charging of capacitors while are simultaneously discharged. During the following phase , the structure is reconfigured and capacitors are discharged, while and are charged. Alternately charging in one phase and discharging in the other results in the steady-state capacitor bias voltages that are also shown in terms of the output voltage , abbreviated in this work to or 1x. More details on the topology-specific capacitor parameters are given in Table II . Next to the capacitor bias voltages, the charge-transfer contribution per capacitor to the total output charge per cycle and the capacitors for each phase is given.
B. 11/1 Power Plant
A full circuit implementation of the switched-capacitor topology, showing all capacitors and switches with their drivers, is given in Fig. 4(a) . Switches close in , while close in . Switch blocking voltages, in terms of , of each switch are listed in Table III and range from  up  to V V. This maximum blocking voltage is just above half of the input voltage rating and only 1/11th of the DC output current is carried, demonstrating the reduced individual component ratings with respect to buck converters.
The converter IC has been implemented in an NXP 0.14 m SOI BCD technology with the option of 3.3 V-IO devices as well as 20 V lateral DMOS devices with a 3.3 V gate oxide. Because the product of a cascade of two 3.3 V devices is lower than that of a DMOS, consists of two 3.3 V devices to achieve the required blocking voltage of . Although and only need to block , they are implemented with a DMOS for reliability, as drain and source terminals experience large potential variations during phase transitions. When the source potential of a switch is connected to a flying-capacitor terminal, which changes with each topology phase reconfiguration, its corresponding driver must also be able to adapt accordingly. For , the required drive swing remains limited to , but requires a 3-state drive signal with a swing, leading to a more complex driver needing multiple auxiliary supply rails. These necessary auxiliary supply rails are also shown in Fig. 4(a) in the schematical representation of each power switch driver.
C. Switch Driver Construction and Operation
Correct functionality of the SC converter requires proper power-switch drive signals, ensuring a strict non-overlapping of both capacitor configuration phases to prevent short-circuit paths. Due to the SC topology irregularity, discussed in Section III, power-switch driver outputs with up to three states and a swing of up to can occur. This section discusses the driver requirements in detail, as well as a uniform technique to construct the necessary signals.
Since the source node of some switches is not connected to a DC-level voltage, but to a capacitor terminal that undergoes a potential variation when the capacitors in the topology are reconfigured during a phase transition, a three-state gate-drive signal is required to properly open and close a switch, and keep them as such. This is illustrated in Fig. 5(a) and (b) . Fig. 5(a) details the on-time, dead-time and off-time of the switches, given the non-overlapping and signals. A switch that is part of the capacitor configuration of phase needs to close during and needs gate potential to accomplish this. Then, in the subsequent dead-time in between and , this switch needs a second gate potential to open and ensure a strict non-overlapping activation of both SC topology phases. With the activation of the phase switches at the start of , the SC topology is reconfigured according to Fig. 4(b) Fig. 5(d) . Both the driver circuit and the capacitive level shifters require the auxiliary supply rails to function. Once these rails are available, this approach offers a uniform technique to generate all power switch drive signals.
D. Auxiliary Rail Generation
Section IV-C confirms the necessity of the auxiliary rail generator in the proposed system to properly operate the main 11/1 converter and its drivers. Instead of adding an auxiliary DC-DC converter per additional rail [5] , [11] , a unified approach of generating all rails simultaneously is preferred since the required number of auxiliary rails is much higher in this converter. Moreover, stacking control voltage domains in series leads to a substantial charge recycling benefit. Fig. 6 shows the MIMO auxiliary rail generator, generating all integer multiples of . In contrast to a single-input single-output converter, where charge flows into the converter input terminal and out of the output terminal, each intermediate DC node of the MIMO rail generator is a terminal that allows for bidirectional charge flow in/out of the converter. Charge flows out of the converter if the terminal voltage level is below its steady-state value and vice versa. An 11/1 ladder topology is selected due to its high regularity, as discussed earlier in Section III, and resulting simplicity to integrate monolithically. The converter uses 22 switches and 21 capacitors and is implemented with two fragments that are, instead of being time-interleaved, switching in opposite phase to reduce noise on the intermediate rails. Switching a converter fragment in opposite phase reuses the already available control signals and results in a negligible implementation overhead. The active the uniform technique to construct drive signals, as proposed in Section IV-C.
Next to its primary function, the auxiliary rail generator is crucial to safely power up the system. The ladder converter operation continuously equalizes the voltage of its stages, causing all intermediate supply rails to simultaneously ramp up during start-up with the total voltage over the converter shared equally over all internal voltage rails. In order to execute start up, the output voltage is expected to be supplied to the converter output node by another means, such as a linear regulator. This initial voltage is then used to ramp up the intermediate supply rails, while the main converter is continuously switching to precharge the external flying capacitors to their steady-state bias voltage. While this booting process is taking place, the physical connection of the input source to the node can be made by either one of the following options depending on what behaviour can be expected from the input source. If the source voltage needs to start up as well and ramps up to the nominal input voltage from 0 V, then it can simply be connected fixed to the input node. Alternatively, if the source already is supplying its nominal voltage, a single high-voltage switch is required to disconnect the node from the input source until the converter booting process has completed and has reached a similar level to that of the input source. When the input source turns off and its output turns highimpedant, the continued switching of the system will perform a safe ramp-down, similar to start-up.
E. Control System
The system in this work contains two separate converters and each requires a suitable control approach. Since only the main 11/1 converter needs to provide a tightly regulated and low-noise output voltage, its control is of primary concern. The regulation and noise specification of the intermediate supply rails are much less stringent as they are only used internally. Fig. 7 extends upon Fig. 3 and depicts the schematic implementation of the controllers.
1) Main Hysteretic Controller:
A lower-bound hysteretic control approach is selected for the main converter as its digital nature offers excellent robustness and noise immunity [12] as well as fast pulse-frequency modulation (PFM) [11] , [13] , [14] . Fig. 7 shows the resistive divider, feeding back the divided version of the output voltage to be compared with an external , representing the desired output voltage level. The comparator is clocked at 200 kHz and is succeeded by a Toggle Flip Flop to select only rising-edge transitions and generate the PFM control signal. Due to the frequency halving of the T-Flip Flop, is limited to a maximum frequency of 100 kHz. This operation frequency is the result of maximizing the converter efficiency, within the context of the targeted output power and the capacitance available in 0603 ceramic SMD capacitors.
is converted into a two-phase non-overlapping clock signal pair
, and a few derivative signals in order to generate all required inputs to be buffered or level shifted into the drivers.
2) Auxiliary Controller: The auxiliary rail generator (ARG) does not require a very tight regulation of the intermediate supply rails and consequently its effort can be significantly reduced. In this work, the ARG is operated in open loop with a fixed switching frequency of 1 MHz. However, as the auxiliary rail generator only supplies power to the drivers and level shifters, which only consume power when the main converter goes through a phase transition, it is unnecessary for the ARG to keep equalizing the internal rails when they have already reached steady state. Therefore, in order to improve light-load efficiency, the fixed frequency clock signal of the ARG is only passed on during a window that is synchronized to the main converter switching frequency. As can be seen in Fig. 7 , a 4.2 s delay together with an exclusive-OR gate generates a window with equal length following each transition. A D-Flip Flop, to suppress glitches, passes along the fixed reference frequency during this time. Fig. 8 shows the relevant waveforms to clarify the principle. This implementation allows flexibility during testing as both the delay and external reference frequency are configurable, but can be replaced with a counter and digital logic to achieve the same. The resulting signal is made into a non-overlapping clock signal to control the two-phase ladder ARG.
V. CHIP IMPLEMENTATION AND MEASUREMENTS
The micrograph of the converter prototype, measuring 1.98 mm by 2.29 mm, is shown in Fig. 9 . The main converter and its controller are located on the right-hand side, with the MIMO auxiliary rail generator to its left. The intermediate supply rails are clearly visible.
The topology-specific capacitor parameters, given in Table II,  show that capacitors and , both having higher bias voltages, transfer less charge per cycle than . Nevertheless, identical F 25 V-rated 0603 ceramic capacitors are selected for the flying capacitor implementation. Selecting a capacitance larger than necessary compensates for the capacitance reduction that is typical with ceramic capacitors under DC bias. This is demonstrated in Fig. 10 [15] , showing the typical capacitance reduction of ceramic capacitors as function of their DC bias voltage. A substantial reduction from the initial value can be expected, from a 40% decrease at only 3.3 V up to a 90% reduction at 20 V. The choice of identical F 25 V-rated 0603 ceramic capacitors results in an actual capacitance value close to the optimal ratio, as indicated in Table IV. Capacitor is the bottleneck in Table IV as it is the largest actual capacitance that can be achieved in a 0603 SMD package with a 25 V rating, according to Fig. 10 . The current overdimensioning of capacitors and cannot be traded for less-overdimensioned SMD capacitors of a smaller 0402 package as the desired capacitance value at a 25 V rating is not available, and would lead to these components becoming the bottleneck. Alternately, the highest available capacitance rating is selected on purpose also for within the 25 V-rated 0603 ceramic SMD capacitor series, because a higher capacitance rating yields a lower equivalent series resistance for a fixed package size. 
A. Efficiency
A first performance validation is shown in Fig. 11 . The output power is varied from 0 mW up to a maximum load power of 140 mW, while the output voltage is tightly regulated to a DC-level of 3.3 V with an output voltage ripple less than 5% of . Voltages have been measured without Kelvin contacts. The measurement has been repeated for multiple input voltages over a 1.6 V range. The lowest input voltage of 37.42 V represents the case with a maximum theoretical efficiency of 97%. The indicates the maximum intrinsic efficiency of a SC converter when only the loss due to the output impedance is considered.
denotes the voltage division ratio of the voltage divider composed of and , of which is the output of the divider. It is thus a measure for the voltage lost over the output impedance . With an output voltage of 3.3 V and , the ideal output voltage of the converter, before , is , and thus 102 mV is lost over the output impedance. The corresponding input voltage equals to . When the output voltage is desired to be fixed at 3.3 V and the input voltage is increased, a larger voltage drop over the output impedance will occur and consequently is reduced. Input voltages 37.42 V up to 39.03 V correspond to settings of 97% down to 93%.
For the measurement where is set to 97%, 3% of the losses are intrinsic and the remaining extrinsic losses consist of a dynamic and a static contribution. The dynamic part is caused by the switching of the main converter switches and drivers, the loss as result of parasitic coupling of its capacitor terminals to other nodes, and the power consumed in the operation of the auxiliary rail generator. The static contribution is composed of the control circuitry power consumption. The maximum efficiency in this case is 95.5% for an output power of 70 mW, indicating only 1.5% is lost because of the extrinsic losses. At higher input voltages, the output impedance is allowed to be larger and actual switching frequency can consequently be lower. Therefore, the dynamic contribution of the loss is lower than in the highest setting and typically equals about 1% in this converter for output power levels above 50 mW. As result, the measured efficiency is just 1% below the efficiency setting for a wide range of output power levels when equals 96% down to 93%. The flatness of efficiency over output power variation confirms the PFM operation of the converter. As the output power is decreased, the switching losses reduce as well, resulting in a flat efficiency response. Thanks to PFM, both in the main as well as the auxiliary converter, and current reuse in the ladder auxiliary rail generator, a quiescent current of 22 A is achieved, leading to light-load-efficient operation. This number does not yet include the power that is necessary to generate the frequency and voltage references that are provided externally in this prototype, as observed in Fig. 3 . However, a low impact on the efficiency is expected due to the low values of the reference frequencies and the nW-range power consumption reported in recent voltage [16] as well as very accurate W-range solutions [17] . Fig. 11 also shows a steep efficiency curve for low power levels with respect to the maximum output power. At 1 mW, 2 mW, and 3 mW, efficiency surpasses 60%, 70%, and 80%, respectively. Alternatively, this translates into an efficiency above 80% for an output power in the wide range of 2.8% up to 100%
. From 20% and upwards, the efficiency in Fig. 11 is observed to be at least 91%.
B. Load Regulation
The lower-bound hysteretic controller's ability to regulate the output voltage is represented in Fig. 12 . A worst-case scenario measurement has been performed to validate the controller to its full extent. This has been done by inducing a load step from the highest allowed ouput power condition toward a zero-load condition, and vice versa. Fig. 12 shows how the converter prototype responds to a load step with a fall time of 300 ns from 140 mW to 0 mW. No overshoot is observed as the switching frequency instantly decreased by a factor of nearly 2000 from its maximum switching frequency of 100 kHz to just 52 Hz. A 65 mV dc-shift is present as result of the difference between the loading conditions. Alternatively, it can be seen in Fig. 12 that a load increase of 0 mW to 140 mW with a rise time of 140 ns occurs without any droop. Consequently, the guard band in between the hysteretic lower bound and the minimal required system supply voltage is minimized. The combination of the 5 s sampling period and a single 22 F 0603 SMD ceramic capacitor suffices for the converter prototype to handle the worst-case load current step-up and step-down. Even though the minimal switching period of the converter is 10 s, charge can be delivered to the output every 5 s because the SC topology has two phases which both deliver charge to the output.
C. Line Regulation
Not only the output current can vary as result of an activity variation of the load. The input voltage is also subject to variation as it is the output of a preceding source, which has its own output regulation specifications and limitations thereof. The presented converter is able to maintain a regulated output voltage for any input voltage within the specified 1.6 V-range of 37.4 V to 39 V. This has been validated with a measurement, again, of the worst-case condition. Fig. 13 (a) demonstrates a DC-level input voltage step of 1.6 V with rise and fall times of 380 s and 350 s, respectively. The measurement has been performed while delivering 100 mW at 3.3 V. As the input voltage is increased, for fixed output voltage and current, the voltage drop over the output impedance of the converter is required to be larger. Given a fixed load current, the output impedance thus increases, which is achieved by operating the converter at lower switching frequency. This behaviour is confirmed by Fig. 13(a) where it can be seen that when the input voltage is increased, the switching frequency inversely tracks this variation at the input. The change in switching frequency is more clearly visible in the output voltage ripple amplitude as lower switching frequency leads to a larger ripple.
Secondly, to demonstrate the presented converter can be used as second stage in a two-stage mains AC-DC system, an example AC-DC converter, shown in Fig. 14 , has been built in order to generate a more realistic input supply voltage variation. Fig. 13(b) indicates the response of the converter prototype to the input voltage variation coming from the AC-DC output. The converter maintains a regulated 3.3 V output under a 100 mW load, while the input voltage is subject to a 100 Hz variation of 472 mV. The switching frequency tracking of the input voltage variation can again be observed, both in the main converter clock signal as well as the output voltage ripple amplitude.
D. Comparison
Finally, a comparison of this work to the state of the art is plotted in Fig. 15 and Table V. Although the switched-inductor competitors are able to handle a very large voltage conversion ratio range, Fig. 15 confirms the trend of their decreased efficiency towards larger voltage conversion ratios, as result of the duty-cycle assymetry and the short on-time of the high-side switch. The proposed SC DC-DC converter topology is not affected by this issue, but is only specified to function in a smaller VCR range, and reaches very high efficiency at its intended operation point. Table V lists a more detailed comparison of this work to the switched-inductive converters of Fig. 15 . All listed converters have comparable input voltage and output voltage and current specifications. Next to a higher peak efficiency, the comparison shows a significant advantage of the presented approach at lightload conditions. Moreover, despite the need for more external components, the form factor of our solution is smaller, thinner and lighter than its switched-inductor alternatives.
VI. CONCLUSION
A switched-capacitor DC-DC converter has been demonstrated to be an excellent candidate to perform a high step-down VCR of 11/1, while attaining high efficiency above 91% over a broad output power range and interfacing high voltages in the 37.4 V to 39 V range. The two-phase SC topology requires only five external 0603 ceramic flying capacitors, which is the theoretical minimum to achieve the 11/1 ratio. Even though this solution requires a larger number of discrete components with respect to switched-inductor converters, the final footprint is smaller. Moreover, the 50%-duty-cycle SC approach can achieve beyond 91%, and up to 95.5%, conversion efficiency at high VCR values. This compares favorably to the efficiency of their inductive counterparts, which suffers from on-time limitation of the high-side switch as consequence of the duty-cycle assymetry. The hysteretic control allows full load-step transient response without any undershoot or overshoot, with a single 22 F 0603 output buffer capacitor. In addition, good line regulation with a realistic input from an example AC-DC conversion stage is shown. In comparison to state-of-the-art inductive converters with similar , , and specifications, this work achieves a higher efficiency, over a much broader load range (2.8%-100%) and in a smaller and lighter form factor.
